Texas Instruments Sitara series: What data is exchanged between the ARM Cortex-Ax core and the PRU-ICSS?
Processor
Sitara series
Data is exchanged using the shared memory space inside the PRU-ICSS.
For details, please refer to the following materials.
Applicable to: AM335x and AMIC110 Sitara™ Processors Technical Reference Manual
P207 4.3.2 Global Memory Map
Table 4-8. Global Memory Map
Link: http://www.tij.co.jp/general/jp/docs/lit/getliterature.tsp?baseLiteratureNumber=spruh73&fileType=pdf
FAQ related to Sitara series
- What is McASP?
- The McASP is equipped with multiple channels. Is it possible to use different clocks for each channel?
- What are MLOs?
- What kind of function is PRU-ICSS?
- What kind of data is exchanged between the ARM Cortex-Ax core and the PRU-ICSS?
- What is Wilink8?
- Does the AM437x evaluation board have Wilink8?
- What types of software interrupts are there?
- Is SYS/BIOS free? What features are available?
- When using PCIe in the root complex, do I need to make any settings when compiling the Linux kernel?
Sitara Series Related Technical Articles
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.