Site Search

Microchip FPGA: I am using the DDR controller. Can I generate an example design from the IP for evaluation and simulation?

IP Libero SoC

It is not possible to generate an Example Design (simple design for verification) from an IP.

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.