Microchip FPGA: VHDL、Verilog混在のシミュレーションはできますか?
Libero SoC
Libero SoC v11.8以降可能です。詳細はMicrochip社のHPをご参照ください。
引用「1. Versions 11.8 and later of Libero SoC Design Suite support mixed-language simulation. Versions 11.7 and earlier of Libero SoC Design Suite support single-language simulation only.」
https://www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/fpga/licensing
https://www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/fpga/synthesis-and-simulation/modelsim