When creating a board to implement an Intel® FPGA, the designer creates a schematic by referring to the documentation published by the manufacturer.

Here, we will guide you to the page dedicated to each FPGA family of "Points to check circuit diagrams" that lists the points to be particularly careful about.

Intel® The Quartus® Prime software (hereinafter referred to as Quartus® Prime) can also check placement based on various constraints of the device.

In addition to checking the circuit diagram with reference materials, please also check with Quartus® Prime.

Arria® series

Cyclone® series

Click here for recommended articles/materials

Intel® Agilex™ FPGA & SoC External Memory Interface (EMIF) Schematic Check Items

External Memory Interface (EMIF) Design & Debug Guidelines - For V Series: Stratix® V, Arria® V, Cyclone® V

Stratix® 10 Design Guidelines

Feasibility study Design guidelines

EMIF layout guidelines

EMIF Design & Debug Guidelines

Active Serial Configuration Design & Debug Guidelines

Timing & Implementation Design & Debug Guidelines

PCI Express Design & Debug Guidelines

Power & Thermal Design & Debug Guidelines