explanation

This document introduces how to use PIOs to implement I2C-Bus (2-wire) communication, commonly used to communicate between microprocessors and device chips.

I2C-Bus consists of only two bus lines, a serial clock line (SCLK) and a serial data line (SDAT), and is designed for relatively low bit rate communication. , it is possible to communicate by controlling signals with software.

Document

Nios II - I2C-Bus (2-wire) master implementation using PIO

Click here for recommended articles/materials

Nios® II related articles and resources
Intel® FPGA Development Flow/FPGA Top Page

Click here for recommended FAQ

Nios® II FAQs
Intel® FPGA FAQs 

Click here for recommended seminars/workshops

Nios® II Introductory Trial Course <Free>
Custom microcomputer design trial ~Experience embedded design using MAX® 10 FPGA! ~ <free>