explanation
This document introduces how to use the Quartus® Prime/Quartus® II Qsys system integration tool (hereafter referred to as Qsys) to generate a memory interface for connecting off-chip SRAM, general-purpose flash memory, etc.
Note that DDR SDRAM and QDR SRAM memory interfaces are not covered.
Document
Tool version: Document for Ver.14.0
Click here for recommended articles/materials
Quartus® Prime related articles and resources
IP-related articles and materials
Nios® II related articles and resources
SoC FPGA related articles and resources
Intel® FPGA Development Flow/Top Page
Click here for recommended FAQ
Click here for recommended seminars/workshops
Quartus® Prime Introductory Trial Course <Free>
Nios® II Introductory Trial Course <Free>
SoC Startup Trial <Free>
Custom microcomputer design trial ~Experience embedded design using MAX® 10 FPGA! ~ <free>