explanation

This document introduces the Nios® II interrupt implementation flow.

In a Nios® II system, a slave asserts a request (IRQ) to the Nios® II as an interrupt trigger. Nios® II then executes a service routine for each slave interrupt.

The contents of this document have been tested with the Quartus® II development software v14.0 and the Nios® II Software Build Tool (Nios® II SBT) v14.0. The development board used for confirmation is Terasic's Cyclone® V GX Starter Kit. You can also download the corresponding design, so please refer to it as well.

Document

Tool version: Document for Ver.14.0

ELS1366_Sample__1.zip

Here's a sample...

Click here for recommended articles/materials

Nios® II related articles and resources
Intel® FPGA Development Flow/FPGA Top Page

Click here for recommended FAQ

Nios® II FAQs
Intel® FPGA FAQs 

Click here for recommended seminars/workshops

Nios® II Introductory Trial Course <Free>
Custom microcomputer design trial ~Experience embedded design using MAX® 10 FPGA! ~ <free>