explanation

This is a simple user guide for PIO, which is frequently used as a Nios® II peripheral. There is also an example of interrupt setting when using PIO as input.

This document briefly explains how to use the PIO (Parallel I/O) provided by the Qsys system integration tool to control logic and devices outside the Qsys system as Nios® II peripherals. I'm here. Refer to this when using PIO as Input/Output or as an interrupt port. The C language source in the text can also be downloaded, so please refer to it as well.

Document

ELS1354_Q1400_10__1.pdf

Tool version: Document for Ver.14.0

sample design

ELS1354_Sample__1.zip

Here's a sample...

Click here for recommended articles/materials

Nios® II related articles and resources
Intel® FPGA Development Flow/FPGA Top Page

Click here for recommended FAQ

Nios® II FAQs
Intel® FPGA FAQs 

Click here for recommended seminars/workshops

Nios® II Introductory Trial Course <Free>
Custom microcomputer design trial ~Experience embedded design using MAX® 10 FPGA! ~ <free>