explanation

This "Nios® II Getting Started Guide" series is for users new to the Nios® II processor.

When UART communication by Nios® II is performed using UART Core, transmission and reception processing must be performed by software. However, in the case of applications where UART communication is frequently performed, the load of this transmission/reception processing may put pressure on the processing that should be performed, or the reception processing may not keep up, causing problems such as missing received data. .

Therefore, by implementing the transmission/reception processing in hardware, we propose a method to minimize the transmission/reception processing by software and solve problems such as missing received data.

Document

Utilization of Nios® II UART Reducing software load by combining with DMA (Ver 17.1 Rev 2)

sample design

This is a sample design that allows you to use the configured modules and source files as they are. (Ver17.1)

Click here for recommended articles/materials

Nios® II related articles and resources
Intel® FPGA Development Flow/FPGA Top Page

Click here for recommended FAQ

Nios® II FAQs
Intel® FPGA FAQs

Click here for recommended seminars/workshops

Nios® II Introductory Trial Course <Free>
Custom microcomputer design trial ~Experience embedded design using MAX® 10 FPGA! ~ <free>