explanation
This article introduces memory organization patterns for Nios® II systems. It can be used as a reference for the memory configuration required when incorporating a Nios® II system.
This document describes the combination of boot memory and execution memory when using Nios® II. It introduces the basic configuration.
Document
Tool version: Document for Ver.14.1
Click here for recommended articles/materials
Nios® II related articles and resources
Intel® FPGA Development Flow/FPGA Top Page
Click here for recommended FAQ
Click here for recommended seminars/workshops
Nios® II Introductory Trial Course <Free>
Custom microcomputer design trial ~Experience embedded design using MAX® 10 FPGA! ~ <free>