Narrow down by specifying conditions
There are currently 4292 hits.
Microchip FPGA: If I implement the "ARM Cortex-M1 Processor Soft IP Core", is it possible to simulate the boot sequence with ModelSim ME?
IP
Libero SoC
PolarFire
No.
This IP core only supports BFM (Bus Functional Model) simulation.
Therefore, boot sequence verification by simulation is not supported.
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.