When I generate and simulate the DDR3 SDRAM Controller w/UniPHY, a warning occurs in the burst_boundary_addr_gen.sv, altera_merlin_slave_agent.sv, and altera_merlin_traffic_limiter.sv files. Is there a problem?

Narrow down by specifying conditions

There are currently 4332 hits.

When generating and simulating DDR3 SDRAM Controller w/UniPHY, warnings occur in the files burst_boundary_addr_gen.sv, altera_merlin_slave_agent.sv and altera_merlin_traffic_limiter.sv. Is there a problem?

<Warning message>
Warning: ./..//submodules/burst_boundary_addr_gen.sv(68): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.

Device: Arria® V
Category : External memory interface

These three files are used below.

burst_boundary_addr_gen.sv -------- traffic_generator of Example Driver
altera_merlin_slave_agent.sv ------ UniPHY (in ***_if0)
altera_merlin_traffic_limiter.sv -- UniPHY (in ***_if0)

They do not use 2D wire signals, so they can be ignored.

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.

Inquiry form

Site Search