I am using HWLib, but what settings do I need in addition to the Accelerator Coherency Port (ACP) ID Mapper settings?

Narrow down by specifying conditions

There are currently 4332 hits.

I am using HWLib, but please let me know what settings are required other than the Accelerator Coherency Port (ACP) ID Mapper settings.

SoC EDS/DS-5

Currently set of

Cache : L2/L1 enabled
SCTLR, ACTLR : SMP mode ON, FW mode ON
MMU : Static map in TLB file of Section class

Category: SoC

To use ACP, the following two settings are required.

1. "Initialize Snoop Control Unit (SCU)" Implement the following processing near the start of main.
-------------------------------------------------- -----------------
SOCFPGA5XS1_BSP_SCU_CTLR = 0x0; /* Disable SCU */
SOCFPGA5XS1_BSP_SCU_INV_WAY = 0xFFFF; /* Invalidate SCU Tag RAM */
SOCFPGA5XS1_BSP_SCU_CTLR = 0x1; /* Enable SCU */
-------------------------------------------------- -----------------

2. "Set the SMP bit of the Auxiliary Control Register (ACTLR) to ON" * (From your question) Already set
-------------------------------------------------- -----------------
MRC p15,0,r1,c1,c0,1
ORR r1, r1, #0x40
MCR p15,0,r1,c1,c0,1
-------------------------------------------------- -----------------

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.

Inquiry form

Site Search