How are the clocks set to the ARM cores in the Altera SoC Hard Processor System (HPS)?
SoC FPGAs
Using OSC1 as an input clock, a clock is generated by the PLL inside the HPS.
Note that since the PLL settings are executed by the Preloader, the ARM core will not operate at 800MHz until the PLL settings are reflected by the Preloader.
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.