How do I handle pins when HPS_CLK2 is unused in Altera SoC devices?
SoC FPGAs
Either of the following processing is possible.
・ Hi-Z state at input pin (weak pull-up resistor inside the device is enabled)
・ GND output at output pin
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.