Site Search

We are considering adopting Parallel Flash Loader. Can you check with simulation?

It is not possible to simulate access to flash memory from JTAG through the Parallel Flash Loader (PFL) implemented in MAX II or MAX V.
Only the PFL-to-FPGA configuration behavior implemented in MAX II and MAX V can be observed in simulation.

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.