I am unable to assign a clock to refclk[0, 1] in Cyclone IV GX devices.
Clock/PLL
refclk[0, 1] and refclk[4, 5] in Cycloen IV GX devices can only be connected to Left Side PLL. Therefore, it is not possible to directly drive FF from this pin or input a signal to a combinational circuit.
Please refer to the document at the URL link below and Note (4) on page 13 for an explanation.
https://www.altera.com/en_US/pdfs/literature/hb/cyclone-iv/cyiv-51005.pdf
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.