Are there any restrictions if I have two memory controllers with UniPHY and share the PLL and DLL?

The following points are restrictions.
・ Both controllers have the same Full-Rate and Half-Rate settings.
・ For both controllers, connect the PLL input and output in the same way.
• Place both controllers in either the upper or lower bank.