Narrow down by specifying conditions
There are currently 4292 hits.
In the report of TimeQuest Timing Analyzer, there is Illegal Clocks in Unconstrained Path. What violations are reported here?
Timing constraints/analysis
Illegal Clocks are reported due to a create_clock setting on a node in the design that is not treated as a clock.
Example: When create_clock is set to the input pin connected to the D input of FF
After correcting the corresponding part to the correct setting, execute the timing analysis again and check if the problem has been resolved.
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.