- Semiconductor BusinessHOME
- Products and Services of Macnica,Inc.
-
technical information
-
Events and Seminars
- Handling Manufacturer
- Support
- Inquiry
- Click here to purchase products
- Semiconductor business e-mail magazine registration
Narrow down by specifying conditions
現在 4342 件がヒットしています。
I am looking to configure a PCI-Express interface on my Stratix IV GX device. In the processing of the PORSEL pin, it was stated that POR Delay Time = 100 to 300msec at Low and 4 to 12msec at High. Which one should I choose?
Set PORSEL to High.
The PCI-Express standard stipulates that Tpvperl (after power is stabilized until RESET# is negated) is a minimum of 100ms, and the FPGA must be in user mode within this time.
Please note that if PORSEL is low, it will not be possible to meet Tpvperl time.
《Supplement 1》
The power rails monitored by the POR in Stratix IV GX devices are VCCPGM, VCCPD, VCC, VCCPT, and VCCAUX.
The relationship between the power supply and POR and PORSEL is described in the Stratix IV DeviceHandbook.
Search with the keyword “Power-On Reset Circuitry” and refer to it as well.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-iv/stx4_siv51009.pdf
《Supplement 2》
As a note on the power supply sequence, VCC should be stabilized at 0.9V before VCCAUX is started.
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.