The DPA Circuitry in the LVDS Receiver extracts the optimum clock from the clocks shifted by 1/8 phase from the clock supplied from the PLL for the serial data coming from rx_in.
This is named DPA_diffioclk.
Since this DPA Circuitry exists for each channel, it can correct clock-channel skew.