Can the clock (rx_clkout) recovered from CDR (Clock Data Recovery) in the Stratix IV GX/GT device transceiver block be used as the input clock for a general PLL?
Clock/PLL
Can not do.
The input clock of the PLL should be input from another resource (input dedicated pin, output clock from another PLL).
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.