Is it possible to output an LVDS signal directly from the PLL output?

Narrow down by specifying conditions

There are currently 4342 results.

Is it possible to output directly as an LVDS signal from the PLL output?

Clock/PLL IP

Here's how.

Assign signal C0 to PLL*_OUTp (*: number)
Select LVDS for I/O Standard

Compile with the above settings, PLL*_OUT0n will be automatically assigned to allow C0 output to be differential.

supplement:

For Cyclone III PLL outputs, C0 is recommended for direct connection to clock output pins. (Recommendations vary by device family, so be sure to check the documentation.)
Due to restrictions on placement of input clock pins, output clock pins, and PLLs, always refer to the resource-related information in your device's documentation.

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.

Inquiry form

Site Search