Site Search

Intel: Instantiated Triple Speed Ethernet megafunction with GMII interface. The 125MHz transmit clock signal that connects to the PHY is an input instead of an output. How can I connect MAC and PHY while meeting the GMII standard?

IP

This can be achieved by supplying a 125MHz synchronous clock to both the MAC and PHY using an external PLL or FPGA built-in PLL.

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.