Intel: How can I exclude Signal Tap nodes from analysis in the timing constraints file (sdc)?
Quartus Prime
Timing Constraints/Analysis
Category: Timing Constraint/Analysis
Tools: Quartus® Prime
device:-
Please set with set_false_path as below.
set_false_path -from {sld_signaltap:auto_signaltap_0*}
set_false_path -to {sld_signaltap:auto_signaltap_0*}
set_false_path -from {sld_hub:auto_hub|*}
set_false_path -to {sld_hub:auto_hub|*}
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.