Narrow down by specifying conditions
There are currently 4292 hits.
Intel: Simulation of PLL Reconfig does not change output frequency.
Clock/PLL
simulation
Category: IP (Other)
Tools: Quartus® Prime / ModelSim®
device:-
The .mif file containing the reconfiguration information may not have been read by ModelSim.
Try specifying the absolute path to the Reconfig IP .mif.
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.