Narrow down by specifying conditions
There are currently 4292 hits.
Intel: Arria® 10 SoC does not output the clock as set in Hard Processor System (HPS) of Platform Designer.
Arria
SoC FPGA
SoC EDS/DS-5
Clock/PLL
Category: SoCs
Tools: SoC EDS
Device: Arria® 10
Platform Designer settings are set when U-Boot is executed, so until then they are operating with different values.
Check the clock after running U-Boot.
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.