Intel: Cyclone® V SoC uses FPGA_IRQ0 to FPGA_IRQ63, which are assigned to interrupt numbers 72 to 135 of the interrupt controller (GIC) on the Hard Processor System (HPS) side. Which register should I refer to in order to check directly?

Narrow down by specifying conditions

There are currently 4341 results.

Intel: I am using FPGA_IRQ0 to FPGA_IRQ63, which are assigned to interrupt numbers 72 to 135 of the interrupt controller (GIC) on the Hard Processor System (HPS) side in Cyclone® V SoC, but these interrupts are occurring. Which register should I refer to directly check the ?

SoC FPGAs

Category: SoCs
Tool: SoC EDS
Device: Cyclone® V

You can see it in the GIC's Pending Set Registers (ICDISPRn).
When an interrupt occurs, 1 is set to the corresponding bit in ICDISPRn.
See the linked document for the bitmap of the ICDISPRn register.
　
PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual
http://infocenter.arm.com/help/topic/com.arm.doc.ddi0416b/Beihefjf.html
(Item of Pending Set Registers (ICDISPRn))

The base addresses of the GIC registers are described in the HPS manual, but for register details, refer to the manual published by Arm.

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.

Inquiry form

Site Search