Intel: Regarding the Hard Processor System (HPS) Shard I/O of Arria® 10 SoC FPGA, if some of I/O-Quadrants 1 to 4 are assigned to HPS and the rest to FPGA, the target of Early HPS I/O Release is Is it only the quadrant assigned to HPS?

Narrow down by specifying conditions

There are currently 4341 results.

Intel: For Arria® 10 SoC FPGA Hard Processor System (HPS) Shard I/O, if I/O-Quadrant 1-4 is partially assigned to HPS and the rest to FPGA, Early HPS I/O Release targets Is it only the quadrant assigned to HPS?

Arria SoC FPGAs

Category: SoCs
Tools: Quartus® Prime
Device: Arria® 10

All Quardrants 1 to 4 are eligible.
Early IO Release is a mechanism that configures only the I/O portion first, but targets all I/O of the device.

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.

Inquiry form

Site Search