- Semiconductor BusinessHOME
- Products and Services of Macnica,Inc.
-
technical information
-
Events and Seminars
- Handling Manufacturer
- Support
- Inquiry
- Click here to purchase products
- Semiconductor business e-mail magazine registration
Narrow down by specifying conditions
There are currently 4342 results.
Intel: Regarding the Avalon-MM BFM access cycle, when reading with the BFM API: set_command_request, I would like to change the number of read signal and address cycles according to the bus specifications of the user circuit. Are there any APIs or parameters available?
Category: Platform Designer
Tools: Quartz® Prime (Platform Designer)
device:-
The Avalon Verification IP Suite User Guide provides specifications for each of the Avalon-MM Master BFM and Avalon-MM Slave BFM.
(reference)
Avalon Verification IP Suite User Guide
https://www.altera.com/en_US/pdfs/literature/ug/ug_avalon_verification_ip.pdf
(Please refer to the Timing section of Avalon-MM Slave BFM and Avalon-MM Master BFM)
The table that lists the meaning of the timing parameters also specifies the API to call for tuning.
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.