Intel: Do you have Japanese documentation for SoC Embedded Design Suite (SoC EDS)?
SoC EDS/DS-5
SoC FPGA
Category: SoCs
tool:-
device:-
The Japanese document is available from the following URL.
https://www.altera.co.jp/en_JP/pdfs/literature/ug/ug_soc_eds-e.pdf
When designing, be sure to refer to the latest English manual.
https://www.altera.com/en_US/pdfs/literature/ug/ug_soc_eds.pdf
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.