Intel: Avalon-MM Clock Crossing Bridge is inserted between PCI Express (PCIe) IP and user circuit. In this case, is it possible to separate the PCIe IP and user circuit reset systems?

Narrow down by specifying conditions

There are currently 4292 hits.

Intel: Inserts Avalon-MM Clock Crossing Bridge between PCI Express (PCIe) IP and user circuit. In this case, is it possible to separate the PCIe IP and user circuit resets?

PCI Express

Category: Quartus® Prime (Qsys)
Tools: Quartus® Prime
device:-

When using the Avalon-MM Clock Crossing Bridge, both Master and Slave must be connected to the same Reset.

Reference information
https://www.altera.com/en_US/pdfs/literature/hb/qts/qts-qps-handbook.pdf
(See the Avalon-MM Clock Crossing Bridge entry.)

Knowledge database
https://www.altera.com/support/support-resources/knowledge-base/solutions/rd08042014_443.html

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.

Inquiry form