- Semiconductor BusinessHOME
- Products and Services of Macnica,Inc.
-
technical information
-
Events and Seminars
- Handling Manufacturer
- Support
- Inquiry
- Click here to purchase products
- Semiconductor business e-mail magazine registration
Narrow down by specifying conditions
There are currently 4342 results.
Please let me know how the FFT IP's internal multiply-add process works.
IP
DSP/Filter
Category: DSP
tool:-
device:-
Fixed-point representation word-increments through the pipeline.
Each stage has a maximum growth of 2 bits.
After complex multiplication, the data is rounded to the expanded data size by convergent rounding.
The overall bit growth is log2(N)+1.
Reference information
https://www.altera.com/en_US/pdfs/literature/ug/ug_fft.pdf
(Search for Variable Streaming FFTs.)
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.