Site Search

Will Multi-Port Front End (MPFE) reduce bandwidth?

Category: External memory interface
Tools: Quartus® Prime / Quartus® II
Device: Arria® V / Cyclone® V


It consumes an extra clock cycle when using the Hard Memory Controller (HMC), which reduces bandwidth.

Reference information
https://www.altera.com/support/support-resources/knowledge-base/solutions/rd10302012_952.html


Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.