Category: External memory interface
Tools: Quartus® Prime
Device: Stratix® V


Recovery Timing Violation can be ignored because the reset signal is synchronized inside the memory controller IP.
It is also possible to specify False Path.