Looking at the SDRAM on the Hard Processor System (HPS) side from the FPGA-to-HPS interface, it becomes a configuration that uses all 32-bit areas from 0x00000000 to 0xFFFFFFFF, and other components cannot be used.