Site Search

Is it possible to power down the FPGA side after entering user mode in a Cyclone V SoC device?

SoC FPGAs

Category: Specifications
tool:-
Device: Cyclone® V


It is possible to power down the FPGA side after entering user mode in a Cyclone V SoC device.
To achieve this, there are conditions such as separating the VCC_HPS and VCC supply sources.

For more information, please refer to the following documents.
https://www.altera.com/en_US/pdfs/literature/an/an734.pdf
(Search for FPGA Portion Power Down.)


Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.