Site Search

Analog Devices Clock Generator PLL : Are there recommended PCB patterns and PCB constraints for the ADF4360-9?

clock & timing

For the recommended pattern, please refer to the evaluation board layout here.

For PCB constraints, please refer to "PCB DESIGN GUIDELINES FOR CHIP SCALE PACKAGE" in the datasheet.

 

(Published in August 2021)

If the problem persists

Please feel free to ask us any questions using the inquiry form.
The person in charge of Analog Devices products will answer your question.

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.