Can the pins assigned to the LVDS Receiver of the FPGA be left floating?
IP
board
Altera devices do not have a built-in fail-safe circuit, so if the LVDS input pins are left floating (open), you must configure an external fail-safe circuit.
Similar information is also available on the Altera website, so please also refer to the URL link information below.
Do Altera devices have fail safe circuitry for differential receivers?
Experienced FAE
Free consultation is available.
From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.