Site Search

Altera: When simulating with Questa*- Altera® FPGA Edition, some ports and internal signals are not displayed.

simulation

Category: Tool
Tool: Questa* - Altera® FPGA Edition
device:-

Questa* - Altera® FPGA Edition automatically optimizes signals, which can cause some signals to be hidden.
Therefore, when you run the design load, apply the option to enable visibility to objects in the optimized design.

[Apply by GUI operation]

Apply the following option (Apply full visibility to all modules) before loading the design.

[Apply by Script Execution]

Please apply additional-voptargs=+acc option to the vsim command and run the script.

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.