explanation
This document describes power estimation for Altera FPGA/CPLD.
It can be used to estimate power consumption early in the design process. It is in a spreadsheet format, and you can estimate the power consumption by entering the devices you plan to use, operating conditions, and the number of device resources.
Tool version: Document for Ver.11.0