explanation


Huge counters and sequencers take a huge amount of time to evaluate. Therefore, we propose a design method that enables split evaluation.

By adding a circuit for debugging, the evaluation time and evaluation quality can be improved.

ELS5006_S000_10__1.pdf

Documentation here...