


# Hydra Schematic

Module Name	Rev.	Date of Issue	Document Number
Hydra Schematic	A	2013.9.6	S12-010

## Contents


TOP Sheet.....	1
FPGA (Bank 3A).....	2
FPGA (Bank 3B/4A).....	3
FPGA (Bank 5A/5B).....	4
FPGA (Bank 7A/8A).....	5
FPGA (GX/Gnd).....	6
FPGA (Power).....	7
MAX V.....	8
Flash Memory.....	9
PCIe.....	10
eDP.....	11
DDR3.....	12
Ethernet.....	13
Clocks.....	14
EXIO.....	15
HSMC.....	16
Other Peripheral.....	17
DC-IN (12V/5V).....	18
Power (1.1V/3.3V).....	19
Power (3.3V/2.5V/1.8V).....	20
Power (1.5V/0.75V).....	21

Title		
Hydra Schematic		
Size	Document Number	Rev
A3	S12-010	A
Date:	Friday, September 6, 2013	Sheet 1 of 21








BANK 5A : 3.3V  
 BANK 5B : 2.5V or 3.3V




Title			Hydra Schematic
Size	Document Number	Rev	
A3	S12-010	A	
Date:	Friday, September 6, 2013	Sheet	4 of 21

BANK 7A : 2.5V  
BANK 8A : 2.5V








Title		
Hydra Schematic		
Size	Document Number	Rev
A3	S12-010	A
Date:	Friday, September 6, 2013	Sheet 6 of 21




Title		
Hydra Schematic		
Size	Document Number	Rev
A3	S12-010	A
Date:	Friday, September 6, 2013	Sheet 7 of 21






MAX V 5M1270ZT144  
 VERSION : 1.0  
 PAGE : 2 of 8  
 DATE : FEB\_28 2011




MAX V 5M1270ZT144  
 VERSION : 1.0  
 PAGE : 5 of 8  
 DATE : FEB\_28 2011





MAX V 5M1270ZT144  
 VERSION : 1.0  
 PAGE : 4 of 8  
 DATE : FEB\_28 2011




MAX V 5M1270ZT144  
 VERSION : 1.0  
 PAGE : 3 of 8  
 DATE : FEB\_28 2011




MAX V 5M1270ZT144  
 VERSION : 1.0  
 PAGE : 6 of 8  
 DATE : FEB\_28 2011





MAX V 5M1270ZT144  
 VERSION : 1.0  
 PAGE : 7 of 8  
 DATE : FEB\_28 2011



MAX V 5M1270ZT144  
 VERSION : 1.0  
 PAGE : 1 of 8  
 DATE : FEB\_28 2011






MAX V 5M1270ZT144  
 VERSION : 1.0  
 PAGE : 8 of 8  
 DATE : FEB\_28 2011




Title			Hydra Schematic
Size	A3	Document Number	S12-010
Date:	Friday, September 6, 2013	Sheet	8 of 21
Rev	A		












Title		
Hydra Schematic		
Size	Document Number	Rev
A3	S12-010	A
Date:	Friday, September 6, 2013	Sheet 10 of 21




Title		
Hydra Schematic		
Size	Document Number	Rev
A3	S12-010	A
Date:	Friday, September 6, 2013	Sheet 11 of 21



PLACE NEAR DDR3 DEVICES




Title Hydra Schematic		
Size A3	Document Number S12-010	Rev A
Date: Friday, September 6, 2013	Sheet 12	of 21




Title			Hydra Schematic
Size	Document Number	Rev	
A3	S12-010	A	
Date:	Friday, September 6, 2013	Sheet	13 of 21


FPGA 供給50MHz z (2.5V)




FPGA 供給27MHz z (1.8V)




FPGA 供給50MHz z (1.8V)




FPGA 供給100MHz z (1.8V)




MAX供給100MHz z (3.3V)






100MHz z for PCIe (3.3V)



100MHz z for REFCLK (3.3V)




270MHz z for REFCLK (3.3V)







SW3 : CLK\_SEL  
 Off : SEL0  
 Off : REFCLK\_L0 from PCIe Host  
 On : REFCLK\_L0 from OSC (U16) (100MHz)  
 Off : SEL1  
 Off : REFCLK\_L1 from OSC (U19) (270MHz)  
 On : REFCLK\_L1 from SMA (J1/J2)

Title		
Hydra Schematic		
Size	Document Number	Rev
A3	S12-010	A
Date:	Friday, September 6, 2013	Sheet 14 of 21




Title		
Hydra Schematic		
Size	Document Number	Rev
A3	S12-010	A
Date:	Friday, September 6, 2013	Sheet 15 of 21





Title			Hydra Schematic
Size	A3	Document Number	S12-010
Date:	Friday, September 6, 2013	Sheet	16 of 21
		Rev	A











SW1 : FPGA\_DIPSW  
Off : 1  
On : 0







SW2 : MAX\_DIPSW  
Off : 1  
On : 0








2.8,17 FPGA\_nCONFIG  
2.8,17 FPGA\_nSTATUS  
2.8,13,17 FPGA\_CONF\_DONE  
4,13 FPGA\_INIT\_DONE






D10 : nConfig  
D11 : nStatus  
D12 : CONF\_DONE  
D13 : INIT\_DONE






Title Hydra Schematic		
Size A3	Document Number S12-010	Rev A
Date: Friday, September 6, 2013	Sheet 17	of 21




Title		
Hydra Schematic		
Size	Document Number	Rev
A3	S12-010	A
Date:	Friday, September 6, 2013	Sheet 18 of 21



Title		
Hydra Schematic		
Size	Document Number	Rev
A3	S12-010	A
Date:	Friday, September 6, 2013	Sheet 19 of 21



Title			Hydra Schematic
Size	Document Number	Rev	
A3	S12-010	A	
Date:	Friday, September 6, 2013	Sheet	20 of 21



Title		
Hydra Schematic		
Size	Document Number	Rev
A3	S12-010	A
Date:	Friday, September 6, 2013	Sheet 21 of 21