

# Stratix 10 Product Table

Product Line		GX 500 SX 500	GX 650 SX 650	GX 850 SX 850	GX 1100 SX 1100	GX 1650 SX 1650	GX 2100 SX 2100	GX 2500 SX 2500	GX 2800 SX 2800	GX 4500 SX 4500	GX 5500 SX 5500	
Resources	Logic elements (LEs) <sup>1</sup>	484,000	646,000	841,000	1,092,000	1,624,000	2,005,000	2,422,000	2,753,000	4,463,000	5,510,000	
	Adaptive logic modules (ALMs)	164,160	218,880	284,960	370,080	550,540	679,680	821,150	933,120	1,512,820	1,867,680	
	ALM registers	656,640	875,520	1,139,840	1,480,320	2,202,160	2,718,720	3,284,600	3,732,480	6,051,280	7,470,720	
	Hyper-Registers from HyperFlex™ architecture	Millions of Hyper-Registers distributed throughout the monolithic FPGA fabric										
	Programmable clock trees synthesizable	Hundreds of synthesizable clock trees										
	M20K memory blocks	2,196	2,583	3,477	4,401	5,851	6,501	9,963	11,721	7,033	7,033	
	M20K memory size (Mb)	43	50	68	86	114	127	195	229	137	137	
	MLAB memory size (Mb)	3	3	4	6	8	11	13	15	23	29	
	Variable-precision digital signal processing (DSP) blocks	1,152	1,440	2,016	2,520	3,145	3,744	5,011	5,760	1,980	1,980	
	18 x 19 multipliers	2,304	2,880	4,032	5,040	6,290	7,488	10,022	11,520	3,960	3,960	
Peak fixed-point performance (TMACS) <sup>2</sup>	4.6	5.8	8.1	10.1	12.6	15.0	20.0	23.0	7.9	7.9		
Peak floating-point performance (TFLOPS) <sup>3</sup>	1.8	2.3	3.2	4.0	5.0	6.0	8.0	9.2	3.2	3.2		
I/O and Architectural Features	Secure device manager	AES-256/SHA-256 bitstream encryption/authentication, physically unclonable function (PUF), ECDSA 256/384 boot code authentication, side channel attack protection										
	Hard processor system <sup>4</sup>	Quad-core 64 bit ARM® Cortex®-A53 up to 1.5 GHz with 32 KB I/D cache, NEON™ coprocessor, 1 MB L2 cache, direct memory access (DMA), system memory management unit, cache coherency unit, hard memory controllers, USB 2.0 x2, 1G EMAC x3, UART x2, SPI x4, I2C x5, general-purpose timers x7, watchdog timer x4										
	Maximum user I/O pins	488	488	736	736	704	704	1160	1160	1640	1640	
	Maximum LVDS pairs 1.6 Gbps (RX or TX)	240	240	360	360	336	336	576	576	816	816	
	Total full duplex transceiver count	24	24	48	48	96	96	144	144	72	72	
	GXT full duplex transceiver count (up to 30 Gbps)	16	16	32	32	64	64	96	96	48	48	
	GX full duplex transceiver count (up to 17.4 Gbps)	8	8	16	16	32	32	48	48	24	24	
	PCI Express® (PCIe®) hard intellectual property (IP) blocks (Gen3 x16)	1	1	2	2	4	4	6	6	3	3	
	Memory devices supported	DDR4, DDR3, DDR2, DDR, QDR II, QDR II+, RLD RAM II, RLD RAM 3, HMC, MoSys										
	Package Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O Count, LVDS Pairs, and Transceiver Count <sup>5,6</sup>											
F1152 pin (35 mm x 35 mm, 1.0 mm pitch)	344,8,172,24	344,8,172,24	-	-	-	-	-	-	-	-	-	
F1760 pin (42.5 mm x 42.5 mm, 1.0 mm pitch)	488,8,240,24	488,8,240,24	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,48	688,16,336,48	-	-	
F2112 pin (47.5 mm x 47.5 mm, 1.0 mm pitch)	-	-	736,16,360,48	736,16,360,48	-	-	-	-	-	-	-	
F2112 pin (47.5 mm x 47.5 mm, 1.0 mm pitch)	-	-	-	-	648,24,312,72	648,24,312,72	648,24,312,72	648,24,312,72	648,24,312,72	-	-	
F2112 pin (47.5 mm x 47.5 mm, 1.0 mm pitch)	-	-	-	-	464,32,216,96	464,32,216,96	-	-	-	-	-	
F2112 pin (47.5 mm x 47.5 mm, 1.0 mm pitch)	-	-	-	-	-	-	-	-	648,24,312,72	648,24,312,72	-	
F2397 pin (50 mm x 50 mm, 1.0 mm pitch)	-	-	-	-	-	-	1160,8,576,16	1160,8,576,16	1256,8,624,16	1256,8,624,16	-	
F2397 pin (50 mm x 50 mm, 1.0 mm pitch)	-	-	-	-	704,32,336,96	704,32,336,96	704,32,336,96	704,32,336,96	-	-	-	
F2597 pin (52.5 mm x 52.5 mm, 1.0 mm pitch)	-	-	-	-	-	-	432,48,216,144	432,48,216,144	-	-	-	
F2912 pin (55 mm x 55 mm, 1.0 mm pitch)	-	-	-	-	-	-	-	-	1640,8,816,16	1640,8,816,16	-	

Notes:

1. LE counts valid in comparing across Altera devices, and are conservative vs. competing FPGAs.
2. Fixed-point performance assumes the use of pre-adder.
3. Floating-point performance is IEEE 754 compliant single precision.
4. Quad-core ARM Cortex-A53 hard processor system only available in Stratix® 10 SX SoCs.
5. A subset of pins for each package are used for high-voltage, 3.0V and 2.5V, interfaces.

6. Select devices available with pin migration from Arria® 10 device family to Stratix 10 device family. Contact Altera for more information.
7. All data is preliminary, and may be subject to change without prior notice.

**344,8,172,24** Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, and transceiver count.  
 Indicates pin migration path.