


APPLICATION NOTE  
UnitedSiC\_AN0022 - July 2019

# Switching Characteristics of UnitedSiC Gen 3 SiC FETs at Elevated Temperatures


Zhongda Li, Ph.D.

## Introduction

One unique characteristic of UnitedSiC Gen 3 SiC FETs is that its switching losses and  $Q_{rr}$  decrease at elevated temperature, making the device more efficient once it heats up. This paper explains in detail the reason behind this characteristic.




Zhongda is a Senior Staff R&D Engineer at United Silicon Carbide. Experience includes SiC device designs, product development, and generating SPICE models.



Learn more about power electronic applications at <https://unitedsic.com/downloads>


One characteristic of the UnitedSiC Gen 3 SiC FET is that its switching losses and  $Q_{rr}$  decreases at elevated temperatures. As shown in Figure 1, the measured  $E_{on}$ ,  $E_{off}$ , and  $Q_{rr}$  of the 1200V 35m SiC FET UF3C120040K4S decreased with increasing temperature and flattened out around 100°C [1].



**Figure 1**  $E_{on}$ ,  $E_{off}$  and  $Q_{rr}$  vs temperature of UF3C120040K4S

The reason is that the Gen 3 SiC FET switching became faster at elevated temperature. The SiC FET consists of SiC JFET and Si MOSFET connected in the cascode configuration, as shown in Figure 2. The overall switching speed of SiC FET is affected by both SiC JFET internal  $R_{g,j}$ , and the Si MOSFET external gate resistor  $R_{g,ext}$ . The  $R_{g,ext}$  can be selected by the user to achieve the desired switching speed, and the recommended  $R_{g,ext}$  values can be found in UnitedSiC SiC FET User Guide [2].

The SiC JFET internal  $R_{g,j}$  inherently decreases by a small amount with temperature and stabilizes above 100°C, which is related to the increase in conductivity of p-type SiC in the gate region of the JFET. The decrease in  $R_{g,j}$  leads to faster switching and lower losses.



**Figure 2** The internal cascode structure of UnitedSiC SiC FET

Using SPICE simulations, we can better understand how JFET  $R_{gj}$  affects the switching speed of the SiC FET. Simulated switching waveforms of two cases with high and low JFET  $R_{gj}$  were overlapped in the same plots for easy comparison. The higher  $R_{gj}$  value represents the JFET  $R_{gj}$  at room temperature, and the lower  $R_{gj}$  represents elevated temperature.

The turn-off  $I_{DS}$  and  $V_{DS}$  waveforms were shown in Figure 3. With lower JFET  $R_{gj}$  at elevated temperature, the turn-off  $dv/dt$  was faster, which resulted in smaller rise time ( $t_r$ ) and shorter overlapping time of  $I_{DS}$  and  $V_{DS}$ . As a result, the turn-off switching loss  $E_{off}$  was lower.




Figure 3. Turn-off waveforms of  $I_{DS}$  and  $V_{DS}$  of two SiC FETS with high and low JFET  $R_{gj}$

The turn-on  $I_{DS}$  and  $V_{DS}$  waveforms were shown in Figure 4. With lower JFET  $R_{gj}$  at elevated temperature, the turn-on  $di/dt$  was about the same, but the  $dv/dt$  was faster. The faster  $dv/dt$  reduced the overlapping time of  $I_{DS}$  and  $V_{DS}$ , which reduced the turn-on switching loss  $E_{on}$ . It can be seen from figure 4 that the lower JFET  $R_{gj}$  at higher temperature reduces the  $I_{RM}$  and  $Q_{RR}$ .




Figure 4. Turn-on waveforms of  $I_{DS}$  and  $V_{DS}$  of two SiC FETS with high and low JFET  $R_{gj}$

## References:

[1] Datasheet of UF3C120040K4S:

[https://unitedsic.com/datasheets/DS\\_UF3C120040K4S.pdf](https://unitedsic.com/datasheets/DS_UF3C120040K4S.pdf)

[2] UnitedSiC SiC FET User Guide:

<https://unitedsic.com/guides/UnitedSiC%20SiC%20FET%20User%20Guide.pdf>