

macnica

I/O Bank Settings 技術統括部

V2.0 Libero SoC v12.3

2020年4月

Confidential



- Libero SoC によるデバイスI/O Bank設定
 - I/O Editor のI/O Bank Settings で設定
 - デバイスの各Bank におけるI/O Standard を設定



Libero SoC

 "Design Flow" タブ => "Constraints" => "Manage Constraints"をマウス 左ダブルクリックで Constraint Managerを起動、"I/O Attributes"タブ => "Edit" => "Edit with I/O Editor"を選択しI/O Editorを起動

	_										
🗈 Constraint Manager [active] - 🗆 🗙		I/O Editor - E:/san	nple/Top (Top)								×
M 🖨 🕫		Eile Edit View Logi	: <u>T</u> ools <u>H</u> elp								
1/0 Attributes Timine Floor Planner Netlist Attributes		11100	1 0 4 6	- 	(s) n						
New V Import Link Edit View Check Help Save Discard 🗲		Main Object Browner	8 X	Pin Minus P	art View [ection]	VCVD View .	Manana Mana an I	10D)/ =	- Properties		ē X
Edit with UO Editor				Port Name	Direction	I/O Standard	Pin Number	wked Macro Cell	-		
		Ports	0 0 4 1	CLK	INPUT	LVCMOS33	P3	INBUF			
		🗄 - 💶 I/O Ports	2	D	INPUT	LVCMOS33	R5				
			3	Q	OUTPUT	LVCMUS33	R8	UU180F	-		
1											
I/O Settings											
P Reserve Pins for Device Migration											
Select the devices you are carearding for migration. Prior not banded on these devices will be reserved in the device selected for this project.											
Selected Device MPF101 - FUG484											
Target Devices											
Carneral											
Tesserve Pris for Probes											
		Port Logical /	Net / Region /		_				Properties	Display Opti	ons
		World View			67	Log					<i>e</i> ×
		· · · · · · · · · · · · · · · · · · ·				Messages	🕹 Errors 🛛 🗼 Warning:	🕕 Info			
						GINFO: Rea	ading User PDC	file E:/sample/Tor	/designer/To		_
						Top.nmatir	it.txt. 0 erro	r(s) and 0 warning	(s)	24	
						Lor Messag					_
								Fam: PolarFir	e Die: MPF100T	Pkg: FCG48	-



- I/O Bank Settings
 - I/O Editor の"Tools" => "I/O Bank Settings…"を選択
 - または、" 🙋 "アイコンを選択

<u>File Edit View Logic</u>	<u>T</u> ools <u>H</u> elp
100	👳 I/O Bank Settings
Main Object Browser	🖥 Auto-Assign I/O Banks
	🔸 Check Design Rules
I/O Editor - E:/sam Eile Edit <u>V</u> iew Logic	ple/Top (Top) <u>I</u> ools <u>H</u> elp
I/O Editor - E:/sam Eile Edit View Logic	ple/Top (Top) <u>I</u> ools <u>H</u> elp
I/O Editor - E:/sam	ple/Top (Top) <u>Iools</u> <u>H</u> elp
I/O Editor - E:/sam Eile Edit View Logic IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	ple/Top (Top) <u>Tools H</u> elp
I/O Editor - E:/sam <u>File Edit View Logic</u> Main Object Browser Ports	ple/Top (Top) Iools Help Image: state st

		?	>
Bank			
Choose Bank: Bank0 - HSIO 💌	Locked		
Attributes			
🗹 Auto Calibration			
Auto Calibration Ramp Time (ms)	50		•
Voltage Selection			
Range	Min Typic	al Ma	×
VDDI: Unassigned 💌	N/A N/A	N/i	٩
VREF:			
	HCSI 18		-
	LICTI 101		
	H3ILIZI		1
	HSTL12I		
	HSTL12I HSTL12II HSTL15I		
	HSTL121 HSTL1211 HSTL151 HSTL1511 HSTL1551		
	HSTL12I HSTL12II HSTL15I HSTL15II HSTL135I HSTL135II		
	HSTL121 HSTL121 HSTL151 HSTL151 HSTL1351 HSTL1351 HSUL121 HSUL121		
	HSTL12I HSTL15I HSTL15I HSTL15I HSTL135I HSTL135I HSUL12I HSUL18I HSUL18I		
	HSTL12I HSTL12I HSTL15I HSTL15I HSTL135I HSTL135I HSUL12I HSUL18I LCMDS18		
	HSTL12I HSTL12I HSTL15I HSTL15I HSTL135I HSTL135I HSUL12I HSUL18I LCMDS18 LVCMOS15		
	HSTL12I HSTL13I HSTL13I HSTL13I HSTL13SI HSTL13SI HSTL13SI HSUL12I HSUL18I LCMDS18 LVCMOS15 LVCMOS18		
	HSTL12I HSTL12I HSTL15I HSTL15I HSTL13SI HSUL13SI HSUL12I HSUL18I HSUL18I LCMDS18 LVCMOS12 LVCMOS12 LVCMOS18 LVCMOS18		
	HSTL121 HSTL131 HSTL131 HSTL1331 HSTL1331 HSUL1331 HSUL121 HSUL131 HSUL131 LVCMO512 LVCMO512 LVCMO518 LVCMO518 LVD518 MINILVD518 MINILVD518		
	HSTL121 HSTL131 HSTL131 HSTL131 HSTL1351 HSTL1351 HSTL1351 HSTL1351 HSTL131 HSTL131 LCMDS18 LVCMOS12 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 MINILVDS18 MINILVDS18 POD121 POD121		
	HSTL121 HSTL121 HSTL151 HSTL151 HSTL1351 HSTL1351 HSTL1351 HSTL1351 HSTL1351 HSTL1351 HSTL1351 LCMD518 LVCMO515 LVCMO515 LVCMO515 LVCMO515 LVD518 MINILVD518 POD121 PDD121 PDD121 PDD518 PSD518		
	HSTL121 HSTL121 HSTL151 HSTL151 HSTL1351 HSTL1351 HSTL1351 HSTL1351 HSTL1351 HSTL1351 HSTL1351 HSTL1351 LCMD518 LVCMO515 LVCMO515 LVCMO515 LVCMO515 LVCM0515 LVCS18 MINILVD518 POD121 PDD121 PDD518 RSD518 SHIELD12		
	HSTL12I HSTL12I HSTL15I HSTL15I HSTL13SI HSUL13 HSUL18I HSUL18I HSUL18I LVCMOS12 LVCMOS12 LVCMOS12 LVCMOS18 LVCMOS18 LVCMOS18 LVCMS18 LVCMS18 LVCMS18 LVCS18 SIELD12 SHIELD12 SHIELD15		
	HSTL121 HSTL121 HSTL151 HSTL151 HSTL1351 HSTL1351 HSUL21 HSUL21 HSUL21 HSUL21 HSUL21 HSUL21 HSUL21 LVCMO512 LVCMO512 LVCMO515 LVCMO515 LVCMO515 LVCMO518 MINILVD518 MINILVD518 POD121 POD121 POD121 POD121 POD121 SHIELD15 SHIELD15 SHIELD15 SHIELD15		



- Choose Bank:
 - 設定するBankを選択

I/O Bank Settings		? ×
Bank Choose Bank: Bank0 - HSI0 Bank1 - HSI0 Bank2 - GPI0 Bank2 - JTAG	Locked	
Auto Calibration Ramp Time (ms)	50	<u> </u>
Voltage Selection Rane VDDI: Unassigned 💽 🔽 VREF: 💦 🛫	e Min Tyr	vical Max /A N/A
How to handle placed macros incom	patible with VDDI/VREF	
Change I/O technology to be co	ompatible	
Change I/O technology to be co Available Technologies	Disabled	Technologies
C Change I/O technology to be co Available Technologies	mpatible Disabled ¹ HCSL18 HSTL121 HSTL121 HSTL121 HSTL131 HSTL1351 HSTL1351 HSTL1351 HSUL121 HSUL181 LCMD518 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS18 MINILVDS18 MINILVDS18 POD121 POD121 POD121 POD121 POD121 PDD188 RSD518 SHIELD12 SHIELD15 SHIELD15	Technologies



- VDDI:
 - 設定する電圧を選択

Bank Choose Bank: Bank2 - GPI0 ▼ Locked Attributes ✓ Auto Calibration Auto Calibration Ramp Time (ms) 50 Voltage Selection Voltage Selection VDDF Unassigned ▼ N/A N/A N/A N/A VREF 125 33 How to Change J/O technologies to be compatible Mini Typical Max VDDF Unassigned ▼ N/A N/A N/A N/A VREF 125 33 How to Change J/O technologies Disabled Technologies BUSLVDSE25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL33 HSTL151 HSUL181 HCSL33 HSTL151 HSUL181 HCMD525 LCMD533 LVCMO515 LVCMO51	I/O Bank Settings		? ×
Choose Bank: Bank2 - GPI0 Choose Selection Choose Selection Range Min Typical Max VIEF Choose Selection Choose Selection Choose Bank: Typical Max VIEF Choose Selection Choose Bank: Typical Max VIEF Choose Selection Choose Se	Bank		
Attributes Auto Calibration Auto Calibration Ramp Time (ms) 50 Voltage Selection VDIE Unassigned Inassigned N/A VREF I.S. 1.5 I.S. 2.5 S.3. How to incompatible with VDDI/VREF C Change I/O technology to be compatible MULL Max VDIE Unplace them C Change I/O technologies BUSLVDSE25 HCSL25 HCSL25 HCSL25 HCSCS1 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS25 LVDS33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPEC	Choose Bank: Bank2 - GPIO	- Locked	
✓ Auto Calibration Auto Calibration Ramp Time (ms) 50 ✓ Voltage Selection ✓ VDE Unassigned ✓ VEF 1.5 1.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.5 1.5 2.6 1.5 2.7 1.5 2.8 1.5 2.9 1.5 1.8 1.5 4.6 1.5 4.6 1.6 6 Unplace them C Change L/O technologies BUSLVDSE25 HCSL25 HCSL25 LCMDS25 LCMDS25 LCMDS25 LVCMOS18 LVCMOS18	Attributes		
Auto Calibration Ramp Time (ms) 50 Voltage Selection Voltage Selection VDD Unassigned It pins It pins How to It pins It pins <td< td=""><td>🔽 Auto Calibration</td><td></td><td></td></td<>	🔽 Auto Calibration		
Voltage Selection Range Min Typical Max VDE Unassigned VIE T 2 2 3 3 VREF T 2 3 3 VREF T 2 3 3 V VREF T 2 3 4 V VREF T 2 3 4 V VREF T 2 5 4 V VREF T 2 5 6 V VRE T 2 5 6 V C 1 2 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 6 V C 1 5 7 V C 1	Auto Calibration Ramp Time (ms)	50	<u> </u>
Range Min Typical Max VDDI Unassigned N/A N/A N/A VREF 1.5 1.5 1.5 1.8 2.5 3.3 1.5 How to tipins 5 incompatible with VDDI/VREF Image: Unassigned Unplace them Image: Unassigned Change: I/O technologies Disabled Technologies BUSLVDSE25 HCSL25 HCSL25 HCSL33 HSUL181 HSUL181 LCMD525 LCMO515 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVDS23 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 MINILVDS25 MINILVDS33 MINILVE	Voltage Selection		
VDDE Unassigned N/A N/A VREF. 1.5 1.5 1.5 1.8 2.5 40w to s incompatible with VDDI/VREF Change I/O technology to be compatible Available Technologies BUSLVDSE25 HCSL25 HCSL25 HCSL25 HCSL25 UCMDS25 LCMDS33 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS25 LVDS23 LVDS25 LVDS33 LVPECL33 LVTTL MINILVDS25 MINILVDS25 MINILVDS33 MINILVDS33	Ra	nge Min Tyj	pical Max
VREF Unassigned 1.5 1.8 2.5 How to Unplace them Change I/O technologies bisoble Available Technologies Disabled Technologies BUSLVDSE25 HCSL25 HCSL25 HCSL33 HSTL15I HSUL18I LCMD525 LCMD533 LVCMO515 L	VDDE Unassigned 💌	N/A N	A N/A
ty to the second	VREF 1.2		
25 How to Inplace them Change I/O technology to be compatible Available Technologies Disabled Technologies BUSLVDSE25 HCSL25 HCMOS15 LVCMOS15 LVCMOS15 LVCMOS25 LVDS25 LVDS25 LVDS33 LVPECL33 LVPECL31 LVTTL MINILVDS25 MINILVDS33 MINILVDS4	1.5 1.8		
tow to sincempatible with VDDI/VREF Change I/O technologies Disabled Technologies Available Technologies Disabled Technologies BUSLVDSE25 HCSL25 HCSL33 HSTL15I HSTL15I HSTL15I HSUL18I LCMD525 LVCMO515 LVC	2.5		
Unplace them Change I/O technology to be compatible Available Technologies Disabled Technologies BUSLVDSE25 HCSL23 HCSL33 HSTL15I HSTL15I HSUL18I HSUL18I HSUL18I ILCMD525 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS33 LVDS25 LVDS33 LVDS33 LVDS25 LVCMOS33 LVDS33 LVDS33 LVDS33 LVDS33 LVPECLE33 LVTL MINILVDS25 MINICYCE MINICYCE	How to the state of the state o	mpatible with VDDI/VREF	
Change I/O technology to be compatible Available Technologies Disabled Technologies BUSLVDSE25 HCSL25 HCSL25 HCSL33 HSTL15I HSTL15I HSTL15I HSTL15I HSUL18I LCMD525 LCMD525 LCMD533 LVCMOS15 LVCMOS15 LVCMOS25 LVCMOS33 LVD525 LVD533 LVPECL33 LVFECL33 LVTIL MINILVD525 MINILVD533 MINILVD533	C Upplace them		
Available Technologies Disabled Technologies BUSLVDSE25 HCSL25 HCSL25 HCSL25 HCSL33 HSTL15I HSTL15I HSTL15I HSUL18I HSUL18I LCMD525 LCMD533 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS33 LVDS25 LVDS33 LVPECL33 LVTTL MINILVDS25 MINILVDS25 MINILVDS33 MINILVDS33	C Character 1/0 Acabas laws to be		
Available Technologies Disabled Technologies BUSI VDSE25 HCSL25 HCSL33 HTST.151 HTST.151 HTST.151 HTST.151 HSUL181 LCMD525 LCMD533 LVCMO515 LVCMO515 LVCMO515 LVCMO533 LVD533 LVD533 LVD533 LVD533 LVPECL33 LVTTL MINILVD525 MINILVD533 MIPI25 MINILYD533	 Onarige Dio technology to be 	compatible	
BUSLVDSE25 HCSL25 HCSL35 HCSL33 HSTL15I HSTL15II HSUL18I LCMDS25 LCMDS33 LVCMOS12 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS33 LVDS33 LVDS33 LVDS33 LVDS33 LVDS25 LVDS33 LVDS25 LVDS33 LVPECL33 LVTTL MINILVDS25 MINILVDS25 MINILVDS25 MINILVDS25 MINILVDS25 MINILVDS33 MIPI25	Available Technologies	Disabled	Technologies
HCSL25 HCSL33 HSTL15I HSTL15I HSTL15I HSUL18I LCMD525 LCMD533 LVCMO515 LVCMO515 LVCMO516 LVCMO525 LVCMO533 LVD533 LVD525 LVD533 LVPECL33 L		BUSLVDSE25	
HCSL33 HCSL33 HCSL33 HCSL15I HCSL15I HCSL15I HCMD525 LCMD525 LCMD533 LVCMO515 LVCMO515 LVCMO515 LVCMO515 LVCMO538 LVD525 LVD533 LVD525 LVD533 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL34 LVPEC		HCSL25	-
HISTLISI HIS		HCSL33	
HSUL18I HSUL18I LCMD525 LCMD533 LVCMOS12 LVCMOS15 LVCMOS15 LVCMOS35 LVCMOS33 LVD533 LVD533 LVD533 LVD533 LVPECL33 LVPECL33 LVTTL MINILVD525 MINILVD533 MIPI25		HSTL15I	
HSUL18/I LCMD525 LCMD533 LVCM0512 LVCM0515 LVCM0516 LVCM0525 LVCM0533 LVD533 LVD533 LVPECL33		HSUL18I	
LCMD525 LCMD533 LVCMO512 LVCMO515 LVCMO518 LVCMO525 LVCMO525 LVD525 LVD525 LVD523 LVD523 LVPECL33 LVPECL33 LVTL MINILVD525 MINILVD525 MINILVD533 MIPI25		HSUL18II	
LCMD533 LVCMO512 LVCMO512 LVCMO515 LVCMO525 LVCMO525 LVD525 LVD525 LVD523 LVPECL33 LVPECL33 LVFECL33 LVTTL MINILVD525 MINILVD525 MINILVD525 MINILVD523 MIPI25		LCMDS25	
LVCMOS12 LVCMOS15 LVCMOS15 LVCMOS25 LVDS33 LVDS33 LVDS25 LVDS33 LVPECLB3 LVPECLB3 LVTTL MINILVDS25 MINILVDS25 MINILVDS33 MIPI25		LCMDS33	
LVCMOS18 LVCMOS25 LVCMOS33 LVDS33 LVDS33 LVPECL3		LVCMOS12	
LVCM0S25 LVCM0S33 LVDS25 LVDS25 LVDS33 LVPECL33 LVPECL33 LVTTL MINILVDS25 MINILVDS25 MINILVDS33 MIPI25		LVCMOS18	
LVCM0533 LVD525 LVD533 LVPECL33 LVPECL33 LVTL MINILVD525 MINILVD525 MINILVD533 MIPI25 AMDErec		LVCMOS25	
LVDS25 LVDS33 LVPECL33 LVPECL33 LVTL MINILVDS25 MINILVDS33 MIPI25 MINILYDS33		LVCMOS33	
LVD533 LVPECL33 LVPECL33 LVTTL MINLVD525 MINILVD533 MIP125 MINIESE		LVDS25	
LVPECLE33 LVTTL MINILVDS25 MINILVDS33 MIPI25 MIPI25		LVDS55	
LVTTL MINILVDS25 MINILVDS33 MIPI25 MIDIE5e		LVPECLE33	
MINILVDS25 MINILVDS33 MIPI25 Annicse		LVTTL	
MINILVDS33 MIPI25 Minicos		MINILVDS25	
MIPLOS MIDEOR		MINILVDS33	
		MIDIEDE	
Help UK Cancel	Help	ОК	Cancel



- 制約設定
 - Unplace them: 既存の制約を削除し上書き
 - Change I/O technology to be compatible:既存の制約に追記

I/O Bank Settings			?	×
Bank				
Choose Bank: Bank2 - GPIO	🛛 🗖 Locked			
- Attributes				
🗹 Auto Calibration				
Auto Calibration Ramp Time (ms)	50			•
Voltage Selection				
Rane	e Min	Typical	Max	
VDDI: 3.3 EXT	3.135	3.3	3.450)
VREF: Unassigned 📃				
Use VREF default pins				
-How to handle placed macros incom	patible with VDD	I/VREF		
 Unplace them 				
C Change I/O technology to be co	ompatible			
Available Technologies	Di	sabled Techno	logies	
HCSL33	BUSLVDSE	25		



- I/O Standardの設定
 - Available Technologies から目的のI/O Standard を選択
 - "OK"を選択

I/O Bank Settings			?	×
Bank				
Choose Bank: Bank2 -	GPIO 💌	Locked		
Attributes				
 Auto Calibration 				
Auto Calibration Ramo T	ime (ms)	50		•
Voltage Selection				
	Range	Min T	ypical N	lax
VDDE 3.3	EXT	3.135	8.8 8.	450
VREF: Unassigned	w.			
	fault eise			
1 000 1101 00	roun pino			
C Change I/O technolo	ogy to be co	mpatible		
C Change I/O technolo Available Technol	ogy to be con logies	mpatible Disabled	l Technologies	Tener
C Change I/O technolo Available Technol HCSL33	ogy to be col logies	mpatible Disablec BUSLVDSE25 HCSI 25	l Technologies	
C Change I/O technolo Available Technol HCSL33 LCMDS33 LVCMDS33	ogy to be con logies	mpatible Disablec BUSLVDSE25 HCSL25 HSTL15I	l Technologies	4
C Change I/O technolo Available Technol HCSL33 LCMD533 LVCMO533 LVD533	ogy to be con logies	mpatible Disablec BUSLVDSE25 HCSL25 HSTL15I HSTL15I HSTL15I	l Technologies	
C Change I/O technolo Available Technol HCSL33 LCMD533 LVCMOS33 LVD533 LVD533 LVD533 LVD533	ogy to be con logies	mpatible BUSLVDSE25 HCSL25 HSTL15I HSTL15II HSUL18I HSUL18I	l Technologies	
C Change I/O technolo Available Technol HCSL33 LCMDS33 LVCMOS33 LVDS33 LVDF2CL33 LVPECL33 LVPECL33 LVPECL33	ogy to be col	npatible BUSLVDSE25 HSTL151 HSTL151 HSTL1511 HSUL181 HSUL181 LCMDS25	l Technologies	
C Change I/O technolo Available Technol HCSL33 LVCMOS33 LVCMOS33 LVDS33 LVDECL33 LVPECL33 LVTTL MINILVDS33	ogy to be cou	npatible Disablec BUSLVDSE25 HCSL25 HSTL15I HSUL18I HSUL18I HSUL18I LCMDS25 LVCMOS12	l Technologies	
Change I/O technolo Available Technol HCSL33 LCMDS33 LVCMOS33 LVCMOS33 LVDECLE33 LVPECLE33 LVPECLE33 LVPECLE33 PCI PCI PCI PCI PCI PCI PCI PCI PCI PCI	ogy to be col	npatible Disablec BUSLVDSE25 HCSL25 HCSL25 HSTL151 HSUL181 HSUL181 HSUL181 HSUL181 LVCMOS12 LVCMOS12 LVCMOS15	l Technologies	
Change I/O technolo Available Technol HCSL33 LCMDS33 LVDS33 LVDS33 LVDECL33 LVPECL33 LVTL MINILVDS33 PCI PCI PPDS33 RSDS33	ogy to be col	npatible Disablee BUSLVDSE25 HCSL25 HSTL15II HSUL18II HSUL18II LCMDS25 LVCMOS15 LVCMOS15 LVCMOS15	l Technologies	
C Change I/O technolo Available Technol HCSL33 LCMDS33 LVDS33 LVDS33 LVDECL33 LVPECL	ogies	npatible Disabled BUSLVDSE25 HCSL25 HSTL151 HSTL1511 HSUL181 HSUL181 HSUL181 LCMD525 LVCMO512 LVCMO518 LVCMO518 LVCMO518 LVCMO518	l Technologies	-
C Change I/O technolo Available Technol HCSL33 LCMDS33 LVCMOS33 LVDS33 LVDFECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 SPEC PCI PDDS33 RSDS33 SHIELD33 SLVS33	ogy to be con	npatible Disablet BUSLVDSE25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 LCMOS15 LVCMOS15 LVCMOS15 LVCMOS25 HVILVDS25	l Technologies	
Change I/O technolo Available Technol HCSL33 LCMD533 LVCMD533 LVDFCL33 LVPECL33 LVPECL33 LVPECL33 LVTTL MINILVD533 PCI PDD533 RSD533 RSD533 SUBLVD533 SUBLVD533 SUBLVD533	ngy to be con	npatible Disablec BUSLVDSE25 HCSL25 H	l Technologies	
C Change I/O technolo Available Technol HCSL33 LCMDS33 LVDS33 LVDS33 LVPECL33 LVPECL33 LVPECL33 LVTTL PCI PCI PCI PPDS33 RSDS33 SHIELD33 SLVS33 SUBLVDS33	ngy to be con	npatible Disabled BUSLVDSE25 HSTL151 HSTL151 HSTL151 HSUL181 LCMD525 LVCMO515 LVCMO515 LVCMO515 LVCMO515 LVCMO525 MINILVD525 MINILVD525 MIPIE25 MIPIE25 MIVD525	I Technologies	
Change I/O technolo Available Technol HCSL33 LCMD533 LVD533 LVD533 LVD523 LVD52L33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVTTL MINILVD533 PCI PPD533 SSJ SJ	ngy to be con	npatible Disabled BUSLVDSE25 HCSL25 HCSL25 HSTL15I HSTL15II HSUL18II LCMDS25 LVCMOS12 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS25 MIPIE25 MIPIE25 MIPIE25 MIPIE25	l Technologies	
Change I/O technolo Available Technol HCSL33 LCMD533 LVD533 LVD533 LVD523 LVD523 LVD523 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVD533 SUBLVD533	ogy to be con	npatible Disablec BUSLVDSE25 HCSL25 HCSL25 HTL15I HSUL18I HSUL18I HSUL18I LCMD525 LVCMO512 LVCMO512 LVCMO518 LVCMO518 LVCMO525 MINILVDS25 MINILVDS25 MINIL25 M	I Technologies	_
Change I/O technolo Available Technol HCSL33 LCMDS33 LVDS33 LVDS33 LVDECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 LVPECL33 SUPECL33 SUPECL33 SUPECL33 SUPECL33 SUBLVDS33 SUBLVDS33 SUBLVDS33	ogy to be con	npatible Disablet BUSLVDSE25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 HCSL25 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS25 LVCMOS25 MINILVDS25 MINILVDS25 MINIL25 MINILVDS25 MINIL25 SHIELD12 SHIELD15	I Technologies	
Change I/O technolo Available Technol HCSI.33 LCMDS33 LVDS33 LVDS33 LVDECL33 LVPECL33 LVTTL VPECL33 LVTTL PPCL33 PCI PPDS33 SHIELD33 SHIELD33 SUVS33 SUVS33 SUVS33	ogy to be con	npatible Disablec BUSLVDSE25 HCSL25 HCSL25 HSTL15I HSUL18I HSUL18I HSUL18I LCMDS25 LVCMOS15 LVCMOS12 LVCMOS18 LVCMOS25 LVCMOS25 HVDS25 MINILVDS25 MINILVDS25 MINIL25 SHIELD12 SHIELD18	I Technologies	
Change I/O technolo Available Technol HCSL33 LVCMDS33 LVCMOS33 LVDS33 LVDS33 LVDECL233 LVPECL233 LVTTL MINILVDS33 PCI PPDS33 RSDS33 SLVS33 SUBLVDS33	ogies	npatible Disablee BUSLVDSE25 HCSL25 HCSL25 HSTL151 HSTL151 HSUL181 LCMD525 LVCMO515 LVCMO515 LVCMO518 LVCMO525 MIPI225 RVD52	l Technologies	
Change I/O technolo Available Technol HCSL33 LUCMD533 LUCMD533 LUCS33 LUPECL233 LUPECL233 LUPECL233 LUPECL233 LUPECL233 SUBLUD533 SUSS33 SUSS33 SUBLUD533 SUBLUD533	ogy to be con	npatible Disablet BUSLVDSE25 HCSL25 HCSL25 HSTL15I HSUL18I LSUL18I LCMDS25 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 LVCMOS15 SHELD12 SHIELD12 SHIELD12 SHIELD15 SHIELD25 SHIELD25	I Technologies	

macnica



リビジョン	日付	概要
V1	2018年10月	新規作成
V1.1	2018年12月	デザイン変更
V2.0	2020年4月	Libero SoC V12.3 に対応

弊社より資料を入手されたお客様におかれましては、下記の使用上の注意を一読いただいた上でご使用ください。

1. 本資料は非売品です。許可なく転売することや無断複製することを禁じます。

2. 本資料は予告なく変更することがあります。

3. 本資料の作成には万全を期していますが、万一ご不明な点や誤り、記載漏れなどお気づきの点がありましたら、弊社までご一報いただければ幸いです。

4. 本資料で取り扱っている回路、技術、プログラムに関して運用した結果の影響については、責任を負いかねますのであらかじめご了承ください。

5. 本資料は製品を利用する際の補助的な資料です。製品をご使用になる場合は、英語版の資料もあわせてご利用ください。

