Site Search

When I implemented Altera's CPRI IP Core and built a REC system and an RE system respectively and sent data from REC to RE, the RE on the receiving side did not establish a link and stopped in State B (L1 synchronizatio). has become Are there any possible factors? The signal quality on the transmission path is good, and no LOS (Loss Of Signal) occurs.

IP

Category: IP (CPRI)
tool:-
device:-


Check if the REC and RE register settings, especially the CPRI configuration register (CPRI_CONFIG - Offset: 0x008) settings are set as follows:

■ REC side
CPRI_CONFIG : 0x00000021
* The setting contents of each bit field at this time are as follows.
- Bit 1 "operation_mode" ⇒ 0 : master clocking mode
- Bit 0 "tx_ctrl_insert_en " ⇒ 1 : enable master to insert control transmit table entries

■ RE side
CPRI_CONFIG: 0x0000_0022
* The setting contents of each bit field at this time are as follows.
- Bit 1 "operation_mode" ⇒ 1 : slave clocking mode
- Bit 0 "tx_ctrl_insert_en " ⇒ 0 : Master disables control transmit table entries insertion


Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.