The Qsys HPS IP does not have settings for the input clock of the Altera SoC's Hard Processor System (HPS). How should I set it up?

Narrow down by specifying conditions

There are currently 4332 hits.

There is no setting in the Qsys HPS IP for the input clock of the Hard Processor System (HPS) in Altera SoC. How should I set it?

SoC FPGAs

Tools: Quartus® II
Tool version: 13.0 / 13.0SP1 / 13.1

There is no item related to the input clock of HPS in the setting items of Qsys.
Since the HPS input clock is a dedicated pin, input the clock to OSC1 on the board.

For details, please also refer to "Clock Manager" in the device handbook of each device.

Experienced FAE
Free consultation is available.

From specific product specifications to parts selection, the Company FAE will answer your technical concerns free of charge. Please feel free to contact us.

Inquiry form

Site Search