explanation

This document will be helpful in the "3. Logic circuit design" phase of FPGA/CPLD development.

Introduces FPGA / CPLD device migration and how to set up the migration.

FPGA / CPLD devices support device migration within the same device family. Even if the devices that support migration are not pin compatible, it is possible to design a board that can be replaced by setting the migration with a tool.

For details, please check the documentation.

Document

This document has been renamed from v15.1.

ELS1407_Q1510_10__1.pdf

"Quartus Prime - Device Migration ver.15.1" (Document for tool version: Ver 15.1)

ELS1346_Q1400_10__1.pdf

"Altera FPGA/CPLD Device Migration ver.14" (Document for tool version: Ver 14.0)

Click here for recommended articles/materials

Quartus® Prime related articles and resources
Intel® FPGA Development Flow/FPGA Top Page

Click here for recommended FAQ

Quartus® Prime FAQs
Intel® FPGA FAQs

Click here for recommended seminars/workshops

Quartus® Prime Introductory Trial Course <Free>
Custom microcomputer design trial ~Experience embedded design using MAX® 10 FPGA! ~ <free>