





Buy





**APPLICATION NOTE** UnitedSiC AN0026 - Mar 2021

# Enabling 99.3% efficiency in 3.6kW Totem-pole PFC using new 750V Gen 4 SiC FETs

Mike Zhu

## Introduction

This application note explains how the breakthrough performance of UnitedSiC 750V Gen 4 SiC FETs enables a simple design of highly efficient Totem-pole PFC. Efficiency measurements on the developed unit will demonstrate a 99.3% efficiency rating. Insight into the losses is provided by the new UnitedSiC FET-Jet Calculator on-line tool, which are shown to match the actual measurements guite well. Finally, we discuss how the high efficiency of SiC FETs allows further BOM cost reduction for Totem-pole PFC.



Engineer at United Silicon



https://unitedsic.com/downloads



Contact

0 More



## Background

To help power grids operate reliably and efficiently, there are international standards that limit harmonics injected by numerous electronic applications. Power factor correction (PFC) is a very efficient and effective approach to reduce harmonics injected to power grid. PFC achieves low harmonics by controlling the AC input current to follow the shape and phase of AC input voltage so that load appears resistive to the power grid. As electrification accelerates in everyday life single-phase PFC gets more popular and its efficiency becomes more important for power applications less than7kW (server, telecom, blockchain mining power supply, EV OBC, etc.).

Bridgeless totem-pole PFC (TPPFC) is a single-phase PFC that further improves efficiency over conventional boost PFC by reducing the number of semiconductor devices in the conduction path from three to two. Silicon based totem-pole PFC has been limited to critical conduction mode (CrM) due to the high Qrr of silicon switches. CrM operation requires complex control and interleaving making it less attractive for higher power applications than continuous conduction mode (CCM). UnitedSiC offers the industry leading Gen 4 SiC FETs that enable CCM operation of TPPFC making it a simple, efficient, and cost-effective solution. Industry leaders already deploy this solution in many fields such as automotive on-board charging, telecom power supplies, datacenter servers, etc. A 3.6kW CCM TPPFC demo board demonstrates the 99.3% high efficiency enabled by Gen 4 SiC FETs.

## **Benefits of TPPFC**

### **High efficiency**

For AC-DC power converters less than7kW a single-phase bridgeless totem-pole PFC is a superior topology to enable titanium efficiency than conventional boost PFC. Conventional PFC converters use a full-wave diode rectifier to achieve input rectification and a subsequent boost converter to provide the desired DC output. This topology takes three semiconductor devices in the line-current path as shown in Fig. 1. The arrows indicate current path in positive half-cycle of AC line input. To reduce the conduction loss, the totem-pole bridgeless topology uses a full-bridge and reduces the number of devices in the conduction path to two.



Fig. 1 Convention PFC with full-wave diode rectifier and boost converter (left), bridgeless totem-pole PFC (right)









## Less EMI

Besides the lower conduction loss, totem-pole PFC also introduces less common mode electromagnetic interference (EMI) compared to other bridgeless PFC topologies [1]. However, even with the best silicon devices, this topology was impractical in continuous conduction mode (CCM) due to the large reverse recovery loss of the freewheeling device body diode [2].

## CCM vs CrM

CCM and CrM has its pros and cons in EMI, inductor design and device selection. Generally, for high power applications, CrM requires interleaving which increases BOM and complexity. For a given design, if target efficiency can be achieved with one power device per switch position, non-interleaved CCM will be more cost-effective. Fig. 2 shows the concept of CCM and CrM.



Fig. 2 CCM inductor current waveforms on the left; CrM inductor current waveforms on the right

The name of CCM (continuous conduction mode) comes from the fact that inductor current is always above zero at every switching cycle in one half-line-cycle. DCM (discontinuous conduction mode) means the inductor current drops down to zero and stays at zero for rest of the switching period at every switching cycle. CrM (critical conduction mode) is the boundary condition between CCM and CrM.

The difference in inductor current waveform implies another fundamental difference that CCM uses average current control which has constant switching frequency while CrM uses constant on-time control which has variant switching frequency. Both operates in discontinuous mode (DCM) near zero-crossing. The operation difference leads to different features in EMI, inductor design and device selection.

### EMI

In CCM the PFC inductor peak-to-peak current ripple is usually limited within 40% of average current. On the other hand, CrM requires turn-off current to be twice of input AC current at every switching cycle which makes peak-to-peak current ripple 200%. This high current ripple introduces switching frequency harmonics as differential mode conducted EMI for high power applications. For example, for a 3.6kW TPPFC working at 230Vac (high line) input voltage, the peak of average inductor current is 22A which means 44A peak turn-off current for CrM if not interleaved.





CCM requires hard switching for both active and freewheeling devices. Therefore, CCM requires good reverse recovery performance for the freewheeling device. CrM achieves soft switching for both active and freewheeling devices. The freewheeling device has zero current turn-off (ZCS), the active device has ZCS for turn-on which reduce reverse recovery related EMI and turn-on loss. When freewheeling device is in synchronous rectification the CrM can also achieve zero voltage switching (ZVS) for the active device by allowing inductor current goes slightly below 0A. However, due to high current ripple, CrM has high turn-off switching loss for the active device. High turn-off current will also introduce high frequency harmonics from the fast dv/dt, di/dt slew rate.

Therefore, CCM has less current ripple and less slew rate related EMI compare to CrM.

#### **Inductor Design**

CCM requires higher PFC inductance to reduce current ripple. For a given design, if we can achieve target efficiency with one power device per switch position, CCM saves cost in gate drive, device count and board size. CrM requires much less inductance due to high current ripple. But interleaving is needed to reduce turn-off current in each inductor thus increasing cost in device count, gate drive and board size. The high turn-off current requires magnetic core with high saturation current, the high switching frequency together with high current ripple requires low core loss, also high current ripple means high RMS current which requires thicker winding to reduce copper loss.

#### **Device Selection**

CCM requires hard switching thus demands great switching performance from power devices, especially diode fast reverse recovery capability. CrM provides soft switching to relieve fast reverse recovery requirement on device. But CrM has 200% peak-to-peak current ripple which leads to high turn-off current stress, high turn-off switching loss and fast turn-off slew rate related EMI.

To sum up, if a given design does not require multiple devices in parallel to handle power loss, non-interleaved CCM is simpler, more cost-effective and has less EMI than CrM. The 3.6kW TPPFC demo board demonstrates high efficiency and simple design enabled by UnitedSiC's Gen 4 SiC FETs.

### Performance of Gen4 SiC FETs

The new Gen 4 series of SiC FETs include a 750V rating allowing additional design margin for 400V or 500V battery/bus voltage applications. Despite the increased voltage rating, Gen 4 devices employ advanced cell density to reduce the RDS(on) per unit area, delivering the industry's lowest resistance products in all packages. High current ratings are achieved by the advanced sintered die attach technology offering improved thermal performance. Fig. 3 left chart shows the new 750V specific on-resistance versus 650V rated SiC competitors, offering substantially lower conduction losses across the full temperature range.

0 More





Related

Devices

Buy

Online

Spice

More

Sales



Along with low on-resistance, these new SiC FETs offer improved efficiency in both hard and soft-switched circuits. In hard-switched circuits such as CCM TPPFC or standard 2-level inverters, the low on-resistance per unit-area and low output capacitance offer superior reverse recovery charge (Qrr) and low Eoss/Qoss. Besides, the devices exhibit a superior and robust integral diode with low voltage drop VF (<1.75V).

Fig. 3 right chart illustrates the advantage of the 750V UnitedSiC FETs versus their 650V rated SiC competitors when represented as a hard-switching Figure-of-Merit (FOM) of RDS(on) x Eoss. The UJ4C075018K3S (in TO247-3L package) and UJ4C075018K4S (in TO247-4L package) features a low on-resistance of 18m  $\Omega$  at 25C, which is 50% less at 25C and almost 40% less at 125C compared to its closest competitor.

Gen 4 devices also inherit the ease-of-use from previous generations. As shown in Fig. 4 all devices can be safely driven with standard OV to 12V or 15V gate drive voltage. A 5V Vgs threshold voltage provides good noise immunity during switching transients. Like previous generations, these new SiC FETs can be operated from all the typical Si IGBT, Si MOSFET and SiC MOSFET drive voltages and includes a built-in ESD gate protection clamp.



#### 12V/0V Operation Simplifies Upgrading



Superior Gate and ESD Protection

Models

Contact

Sales

Learn More

Buy

Online



Innovative cascode configuration enables Si and SiC gate voltage compatibility

Integrated clamping diode protects gates from |25V| and adds ESD protection



Related

Devices



Fig. 5 Radar plot of UnitedSiC 750V FETs comparative advantage with key parameters normalized (note: lower values are superior)

The radar plot shown in Fig. 5 summarizes the comparative advantage of Gen 4 750V FETs. The SiC FETs are unmatched when key hard switching and soft-switching parameters are considered. The ultra- low on-resistance per unit area allow standard discrete packages with performances not achievable with existing Si or emerging WBG competing technologies [3].

To sum up, low on-resistance per unit area means for a given die size Gen4 SiC FETs have low conduction loss. Low hard-switching FOM means for a given RDS(on) Gen4 SiC FETs have low parasitic capacitance and low switching loss.





## Measured efficiency (SR on slow leg)

To demonstrate the excellent performance of Gen 4 FETs, a 3.6kW CCM TPPFC is built for bit-coin server power supply. Table 1 shows the digital controlled 3.6kW CCM TPPFC demo board specification and features. With two UJ4C075018K4S (Gen 4 750V 18mOhm TO-247-4L) in the fast leg, the peak efficiency achieves 99.37% at 230Vac input excluding auxiliary power supply loss. This efficiency is measured when slow leg operates in synchronous rectification (SR) mode.

AC Input	AC Voltage	85~264Vac
	AC Line Frequency	47~63Hz
	Switching Frequency	60kHz
	AC Connection	L+N+PE
DC Output	DC Voltage	390Vdc
	Output Power	3600W (230Vac), power derating when Vin<170Vac
	Overload Capability	105%~140% 1min
Protection	Features	Over voltage, input frequency, overload, over current, over current
Mechanical Parameter	Size	260mm*102mm*60mm (L*W*H)
	Weight	~0.87kg (without case)
Power Device	Fast Leg	4X UJ4C075060K4S vs 2X UJ4C075018K4S
	Slow Leg	4X (28mOhm Si Superjunction)

Table. 1 The 3.6kW CCM TPPFC design specification and features

Fig. 6 shows the top view of the TPPFC demo board. Each half-bridge leg has two device switch positions, high side (HS) and low side (LS). If two devices are used in parallel for one device position, then a half-bridge (HB) leg requires 4 devices (4X).



Slow leg Si Superjunction (4x  $28m\Omega$ )

Fig. 6 Left side heatsink is mounted with 4X UJ4C075060K4S or 2X UJ4C075018K4S. Right side heatsink is mounted with 4X (Si Superjunction)

Learn More

Sales



Fig. 7 shows the full load input voltage and current waveforms at high line (230Vac) and low line (175Vac). The current follows input voltage very well to achieve high power factor (near 1).

Related

Devices

Buy

Online

Contact

Sales

Learn More



Fig. 8 VGS and VDS waveforms at 3.6kW with high line (230Vac) input. Left (turn-on), right (turn-off)

Fig. 8 shows VGS and VDS switching waveforms at full load near the peak of high line input where device switching current is also the highest. Only 68V overshoot on VDS at full load. Peak VDS spike 470V is only 60% of 750V rating. This means highest hard-switching stress on the device. Left waveform shows turn on. Right waveform shows turn off. The waveforms for both VGS and VDS is very smooth and clean.

Fig. 9 shows the measured efficiency for 4X UJ4C075060K4S (60mOhm) per fast leg vs 2X UJ4C075018K4S (18mOhm) per fast leg at high line (230Vac) and low line (175Vac). Fig. 10 shows measured power factor. Efficiency and power factor are measured with two TH3331 power analyzers. Auxiliary power supply loss is excluded from the efficiency measurement.













Fig. 9 Measured efficiency for UJ4C075060K4S and UJ4C075018K4S at high line and low line



Fig. 10 Measured power factor for UJ4C075018K4S at high line and low line

As shown in Fig. 9, for 3.6kW power we recommend UJ4C075018K4S because at high line its efficiency is always above 99% from 42% to 100% load with only one device per switch position. This further reduces board size and increases power density. Together with Gen 4 unmatched low on-resistance per unit area, UJ4C075018K4S will be a very cost-effective choice.

As shown in Fig. 10 power factor is above 0.99 when load is above 40%. Even at 20% of load at high line the power factor is above 0.96. With such high efficiency and power factor performance designers can easily achieve 80 Plus titanium standard.



## Calculation of device loss

UnitedSiC has recently developed the FET-Jet CalculatorTM, an on-line tool that helps designers evaluate their devices in a variety of circuit topologies and quickly and accurately focus in on the optimal solutions. In this analysis, we used the FET-Jet Calculator to better understand the device loss contribution in TPPFC. The conduction loss is based on Tj vs RDS(on) and input and load conditions. The switching loss model comes from curve fitting of measured switching loss on a double pulse tester. The efficiency data compared in this section are based on LF leg in synchronous rectification (SR) mode.

Related

Devices

Buy

Online

Models

0 0 More

Fig. 11 compares the calculated and measured Tj of UJ4C075018K4S. Tj is measured with NTC resistor. Thanks to the high efficiency enabled by the great performance of Gen 4 SiC FETs, Tj at full load is only 50C. Tj is calculated using the following equation. As shown in Fig. 11 FET JET calculator results represent actual measurement very well. Therefore, designers can use the FET JET calculator to choose topology and devices with confidence.







Fig. 11 Measured Tj vs calculated Tj. Left at high line, right at low line

Fig. 12 Calculated loss per FET for UJ4C075018K4S at high line (left), low line (right), Psw (switching loss), Pcond (conduction loss)

As shown in Fig. 12 at high line full load the loss per FET is only 7.8W. Therefore, smaller package and surface mount package can be used to further reduce cost, board



size, and increase power density. Thanks to Gen 4 FETs superior on resistance per unit area, we can provide the 750V 18m device in TO220 and D2PAK7L.

Related

Devices

Buy

Online

0 0 More

Sales

Models

#### More cost-effective design (diode on slow leg)

With the excellent performance from Gen 4 FETs the line frequency leg (LF) can use diode rectification and still achieves above 99% peak efficiency as shown in Fig. 13 and Fig. 14. This will further reduce cost as Si diodes are much cheaper than low RDS(on) Si superjunction MOSFET. Moreover, as shown in Fig. 13, we can simplify the circuit by using one diode rectifier bridge for the LF leg diodes D3, D4 and the pre-charge surge diode D1, D2. Therefore, Fig. 13 provides a more cost-effective design achieving both cost and board size reduction with above 99% efficiency from 50% to 85% of the load.



Fig. 13 Cost-effective solution: replacing low frequency leg with Si diodes.

**Efficiency SR vs Body Diode** 100.0 99.8 99.6 99.4 Efficiency: Percentage 99.2 99.0 98.8 98.6 98.4 98.2 98.0 • 2X UJ4C075018K4S LF SR 230Vac 97.8 2X UJ4C075018K4S LF Body Diode 230Vac 97.6 0 500 1000 2000 3000 3500 4000 1500 2500 Pout: (W)

Fig. 14 compares TPPFC efficiency between LF leg using synchronous rectification (Si Superjunction) and using Si superjunction body diode



Models





Thanks to the excellent performance from UnitedSiC's Gen 4 FETs, 99.37% peak efficiency is achieved on a 3.6kW CCM TPPFC with only two UJ4C075018K4S devices. Detailed loss calculation shows very small loss on Gen 4 FETs which suggests viability of using smaller packages that can further increase power density and reduce cost. Moreover, a cost-effective solution is proposed to replace expensive low RDS(on) Si superjunction MOSFET with Si diode rectifier and still achieve above 99% peak efficiency from 50% to 85% load range.

UnitedSiC's Gen 4 FETs provides high efficiency, high power density, low cost, and a very simple power design for hard-switching applications like CCM TPPFC.

#### **References:**

[1] Q. Li, M. A. E. Andersen and O. C. Thomsen, "Conduction losses and common mode EMI analysis on bridgeless power factor correction," 2009 International Conference on Power Electronics and Drive Systems (PEDS), Taipei, 2009, pp. 1255-1260.

[2] Zhu, Ke & O'Grady, Matt & Dodge, Jonathan & Bendel, John & Hostetler, John.
(2016). 1.5 kW single phase CCM totem-pole PFC using 650V SiC cascodes.
10.1109/WiPDA.2016.7799915.

[3] Breakthrough Performance of UnitedSiC 750V Gen 4SiC FETs https://unitedsic.com/guides/techprodoverview-G4.pdf

